Difference between revisions of "Main Page"
m (Added meta keyword.) |
(Removed R&D data) |
||
| Line 4: | Line 4: | ||
The Embedded XINU project was conceived and is supervised by [http://www.mscs.mu.edu/~brylow/ Dr. Dennis Brylow] and is being conducted by both graduate and undergraduate students in the [http://www.mscs.mu.edu/ Math, Statistics, & Computer Science] department of [http://www.mu.edu/ Marquette University] in Milwaukee, Wisconsin. The first major phase of work on Embedded XINU began in the Summer of 2006. | The Embedded XINU project was conceived and is supervised by [http://www.mscs.mu.edu/~brylow/ Dr. Dennis Brylow] and is being conducted by both graduate and undergraduate students in the [http://www.mscs.mu.edu/ Math, Statistics, & Computer Science] department of [http://www.mu.edu/ Marquette University] in Milwaukee, Wisconsin. The first major phase of work on Embedded XINU began in the Summer of 2006. | ||
| − | == Embedded XINU | + | == Building an Embedded XINU Laboratory == |
In this section we are developing instructions so that other groups can benefit from the work we are doing. These guides can be followed more or less in order to create a relatively inexpensive platform for a custom operating system. As our work develops further, there will be more XINU-specific information. | In this section we are developing instructions so that other groups can benefit from the work we are doing. These guides can be followed more or less in order to create a relatively inexpensive platform for a custom operating system. As our work develops further, there will be more XINU-specific information. | ||
| Line 14: | Line 14: | ||
# (Optional) [[HOWTO:Build Backend Pool|Build a pool of backends]] | # (Optional) [[HOWTO:Build Backend Pool|Build a pool of backends]] | ||
| − | + | == Other Embedded XINU Information == | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | + | * Mips [[processor]] | |
| − | + | * Main [[memory]] | |
| − | + | * [[Trap and Interrupt Handling]] | |
| − | + | * [[UART driver]] | |
| − | + | * [[TTY driver]] | |
| − | + | * [[Flash driver]] | |
| − | + | * [[EJTAG|Enhanced Joint Test Action Group]] debugger | |
| − | + | * [[Standard library]] | |
| − | |||
| − | |||
---- | ---- | ||
Revision as of 18:41, 27 May 2008
Embedded XINU is an ongoing research and implementation project in the area of Operating Systems and Embedded Systems. Its goal is to port the XINU Operating System to the MIPS platform by specifically targeting LinkSys WRT54GL routers. While this project is still in progress, our prototype laboratory environment is already being used as the platform for courses in Operating Systems, Hardware Systems, Embedded Systems, and Compilers. We're also working on support for Networking and Internetworking classes.
The Embedded XINU project was conceived and is supervised by Dr. Dennis Brylow and is being conducted by both graduate and undergraduate students in the Math, Statistics, & Computer Science department of Marquette University in Milwaukee, Wisconsin. The first major phase of work on Embedded XINU began in the Summer of 2006.
Building an Embedded XINU Laboratory
In this section we are developing instructions so that other groups can benefit from the work we are doing. These guides can be followed more or less in order to create a relatively inexpensive platform for a custom operating system. As our work develops further, there will be more XINU-specific information.
- Obtain a supported platform.
- Modify the Linksys hardware
- Connect to a modified router
- Build and Deploy XINU
- (Optional) Build a pool of backends
Other Embedded XINU Information
- Mips processor
- Main memory
- Trap and Interrupt Handling
- UART driver
- TTY driver
- Flash driver
- Enhanced Joint Test Action Group debugger
- Standard library
The XINU Lab is brought to you in part by M&M's. <meta name="verify-v1" content="XwtroVkmtp34fA5o09/fUM7H9Css7/itI0FeH7DrBdM=" />
